Kontakt
Wie einkaufen
Versand
Kaufberater
Practical Guide for SystemVerilog Assertions
Englisch
373 b
Lieferung in Griechenland
30 Tage für die Rückgabe der Ware
Kunden kauften auch
/
Broschur
11.84
€
/
Broschur
178.92
€
/
Broschur
29.46
€
/
Hardcover
20.75
€
SystemVerilog language consists of three categories of features -- Design, Assertions and Testbench. Assertions add a whole new dimension to the ASIC verification process. Engineers are used to writing testbenches in verilog that help verify their design. Verilog is a procedural language and is very limited in capabilities to handle the complex ASICs built today. SystemVerilog assertions (SVA) is a declarative language. The temporal nature of the language provides excellent control over time and allows mulitple processes to execute simultaneously. This provides the engineers a very strong tool to solve their verification problems. The language is still new and the thinking is very different from the user's perspective when compared to standard verilog language. There is not enough expertise or intellectual property available as of today in the field. While the language has been defined very well, there is no practical guide that shows how to use the language to solve real verification problems. This book is a practical guide that will help people to understand this new language and adopt assertion based verification methodology quickly.§
Informationen zum Buch
Englisch
Kategorie
Verschenken Sie dieses Buch noch heute
Es ist ganz einfach
1 Legen Sie das Buch in Ihren Warenkorb und wählen Sie den Versand als Geschenk 2 Wir schicken Ihnen umgehend einen Gutschein 3 Das Buch wird an die Adresse des beschenkten Empfängers geliefertDas könnte Sie auch interessieren
/
Broschur
44.85
€
/
Hardcover
288.28
€
/
Broschur
33.20
€
Hallo! Ich bin Libroamiko, dein Buchberater.
Wie kann ich dir helfen?